

**SIMATS ENGINEERING**  
**Department of Computer Science & Engineering**  
**ASSESSMENT TOOL 1- EXPERIMENTS**

---

|                       |                                                                                                                                                                                                                                                                                    |                      |                                           |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|-------------------------------------------|
| <b>Course Code:</b>   | <b>CSA1209 &amp; CSA1215</b>                                                                                                                                                                                                                                                       | <b>Course Title:</b> | <b>Computer Architecture</b>              |
| <b>CO Assessed:</b>   | <b>CO3</b>                                                                                                                                                                                                                                                                         | <b>Assessment:</b>   | <b>ASSESSMENT TOOL 1-<br/>EXPERIMENTS</b> |
| <b>Weightage:</b>     | <b>40%</b>                                                                                                                                                                                                                                                                         | <b>Total Marks:</b>  | <b>25</b>                                 |
| <b>CO3 Statement:</b> | <i>Design processor organization by constructing pipelined datapath structures, identifying hazard types (data, control, structural), and comparing superscalar techniques such as out-of-order execution, speculative execution, and simultaneous multithreading (SMT). (BL6)</i> |                      |                                           |
| <b>Student Name:</b>  | KAMALESH K                                                                                                                                                                                                                                                                         | <b>Reg.No.:</b>      | 192572164                                 |
| <b>Department:</b>    | BE.CSE                                                                                                                                                                                                                                                                             | <b>Date:</b>         |                                           |

**ANNEXURE A**

1. Design and simulate a system that performs register transfer operations along with basic arithmetic and logic operations such as addition, subtraction, AND, and OR. Use multiple registers to demonstrate how data is transferred between them during execution, and analyze the sequence of operations and the role of the ALU in processing data.
2. Create a model of a computer system using single-bus and multi-bus organization, and perform data transfer operations between registers, memory, and I/O. Compare the time taken and efficiency of both approaches, and analyze how multiple bus structures improve parallel data transfer and reduce bottlenecks.
3. Simulate a 5-stage instruction pipeline (Fetch, Decode, Execute, Memory, Write-back) and execute a set of instructions. Measure the performance in terms of speedup and throughput, and compare it with a non-pipelined system to evaluate the effectiveness of pipelining.
4. Develop a pipeline execution scenario where data hazards, control hazards, and structural hazards occur. Observe their impact on instruction execution, and implement techniques such as stalling, data forwarding, and branch prediction to resolve these hazards and improve performance.
5. Analyze a processor supporting superscalar execution, including out-of-order and speculative execution, and extend the study to include hyper-threading and simultaneous multithreading (SMT). Evaluate how multiple instructions are executed in parallel and compare the performance improvements in terms of instruction throughput and resource utilization.

***Code of Conduct:***

*I KAMALESH K (192572164)(Name / Reg No) certify that this submission is my original work and that I have adhered to the guidelines specified for this assessment.I understand that any violation of academic integrity rules will result in disciplinary action.*

***Signature of the student:*****MARKS ALLOCATION**

|    | Understanding of Concepts (20%) | Experimental Design (20%) | Use of Tools (25%) | Analysis of Results (20%) | Documentation (15%) |
|----|---------------------------------|---------------------------|--------------------|---------------------------|---------------------|
| Q1 |                                 |                           |                    |                           |                     |
| Q2 |                                 |                           |                    |                           |                     |
| Q3 |                                 |                           |                    |                           |                     |
| Q4 |                                 |                           |                    |                           |                     |
| Q5 |                                 |                           |                    |                           |                     |

**RUBRICS FOR CALCULATION:**

| Criteria                  | Weightage | Level 4 – Exemplary                                                                           | Level 3 – Proficient                                        | Level 2 – Developing                                | Level 1 – Beginning                              |
|---------------------------|-----------|-----------------------------------------------------------------------------------------------|-------------------------------------------------------------|-----------------------------------------------------|--------------------------------------------------|
| Understanding of Concepts | 25        | Demonstrates thorough understanding and effectively integrates multiple concepts/technologies | Good understanding with proper integration of most concepts | Basic understanding; limited or partial integration | Poor understanding; unable to integrate concepts |
| Experimental Design       | 30        | Well-planned, systematic implementation with optimal solution                                 | Correct implementation with minor issues                    | Basic implementation with errors or inefficiencies  | Incorrect or incomplete implementation           |
| Use of Tools              | 20        | Effective and advanced use of tools/technologies with proper configuration                    | Appropriate use of tools with correct execution             | Limited or inconsistent use of tools                | Incorrect or minimal use of tools                |
| Analysis of Results       | 15        | Insightful analysis with accurate interpretation and validation of results                    | Good analysis with reasonable interpretation                | Basic analysis with limited insights                | Poor or incorrect analysis of results            |
| Documentation             | 10        | Clear, well-structured documentation with diagrams, code, and results                         | Organized documentation with necessary details              | Basic documentation with missing details            | Poor or incomplete documentation                 |

1.

```
Online C Compiler  Share  Settings  Run  Output

1 #include <stdio.h>
2
3 typedef struct {
4     int R0;
5     int R1;
6     int R2;
7     int R3;
8     int R4;
9 } Registers;
10
11 void displayRegisters(Registers r) {
12     printf("\n-----\n");
13     printf("Register Status\n");
14     printf("-----\n");
15     printf("R0 = %d\n", r.R0);
16     printf("R1 = %d\n", r.R1);
17     printf("R2 = %d\n", r.R2);
18     printf("R3 = %d\n", r.R3);
19     printf("R4 = %d\n", r.R4);
20 }
21
22 int main() {
23     Registers r = {0, 0, 0, 0, 0};
24
25     int choice;
26
27     printf("=====\n");
28     printf(" REGISTER TRANSFER AND ALU SIMULATOR\n");
29     printf("=====\n");
30 }
```

Output

=====

REGISTER TRANSFER AND ALU SIMULATOR

=====

Enter value for R1: Enter value for R2:

-----

Register Status

-----

R0 = 0  
R1 = 20  
R2 = 10  
R3 = 0  
R4 = 0

=====

Input

20 10

2.

```
Online C Compiler  Share  Settings  Run  Output

1 #include <stdio.h>
2
3 typedef struct {
4     int R0;
5     int R1;
6     int R2;
7     int R3;
8     int R4;
9 } Registers;
10
11 void displayRegisters(Registers r) {
12     printf("\n-----\n");
13     printf("Register Status\n");
14     printf("-----\n");
15     printf("R0 = %d\n", r.R0);
16     printf("R1 = %d\n", r.R1);
17     printf("R2 = %d\n", r.R2);
18     printf("R3 = %d\n", r.R3);
19     printf("R4 = %d\n", r.R4);
20 }
21
22 int main() {
23     Registers r = {0, 0, 0, 0, 0};
24
25     int choice;
26
27     printf("=====\n");
28     printf(" REGISTER TRANSFER AND ALU SIMULATOR\n");
29     printf("=====\n");
30 }
```

Output

=====

REGISTER TRANSFER AND ALU SIMULATOR

=====

Enter value for R1: Enter value for R2:

-----

Register Status

-----

R0 = 0  
R1 = 20  
R2 = 10  
R3 = 0  
R4 = 0

=====

Input

20 10

3.

```
Online C Compiler  Share  Settings  Run  Output

1 #include <stdio.h>
2
3 typedef struct {
4     int R0;
5     int R1;
6     int R2;
7     int R3;
8     int R4;
9 } Registers;
10
11 void displayRegisters(Registers r) {
12     printf("\n-----\n");
13     printf("Register Status\n");
14     printf("-----\n");
15     printf("R0 = %d\n", r.R0);
16     printf("R1 = %d\n", r.R1);
17     printf("R2 = %d\n", r.R2);
18     printf("R3 = %d\n", r.R3);
19     printf("R4 = %d\n", r.R4);
20 }
21
22 int main() {
23     Registers r = {0, 0, 0, 0, 0};
24
25     int choice;
26
27     printf("=====\n");
28     printf(" REGISTER TRANSFER AND ALU SIMULATOR\n");
29     printf("=====\n");
30 }
```

Output

=====

REGISTER TRANSFER AND ALU SIMULATOR

=====

Enter value for R1: Enter value for R2:

-----

Register Status

-----

R0 = 0  
R1 = 20  
R2 = 10  
R3 = 0  
R4 = 0

=====

Input

20 10

1.

4.

```
1 #include <stdio.h>
2
3 typedef struct {
4     int R1;
5     int R2;
6     int R3;
7     int R4;
8 } Registers;
9
10 void singleBusSimulation() {
11     Registers r = {10, 20, 0, 0};
12
13     int cycles = 0;
14
15     printf("\n=====n");
16     printf(" SINGLE-BUS ORGANIZATION\n");
17     printf("=====n");
18
19     printf("\nInitial values:");
20     printf("\nR1 = %d", r.R1);
21     printf("\nR2 = %d", r.R2);
22
23     printf("\n\nTransfer R1 -> R3");
24     r.R3 = r.R1;
25     cycles++;
26
27     printf("\n\nTransfer R2 -> R4");
28     r.R4 = r.R2;
29     cycles++;
30 }
```

SINGLE-BUS ORGANIZATION  
=====

Initial values:  
R1 = 10  
R2 = 20

Transfer R1 -> R3  
Transfer R2 -> R4  
Memory -> R1  
R2 -> I/O

Final Register Values:  
R1 = 100  
R2 = 20  
R3 = 10  
R4 = 20

Input

Enter your input here...

5.

```
Online C Compiler  Share  Run
1 #include <stdio.h>
2
3 typedef struct {
4     int R0;
5     int R1;
6     int R2;
7     int R3;
8     int R4;
9 } Registers;
10
11 void displayRegisters(Registers r) {
12     printf("\n-----n");
13     printf("Register Status\n");
14     printf("-----n");
15     printf("R0 = %d\n", r.R0);
16     printf("R1 = %d\n", r.R1);
17     printf("R2 = %d\n", r.R2);
18     printf("R3 = %d\n", r.R3);
19     printf("R4 = %d\n", r.R4);
20 }
21
22 int main() {
23     Registers r = {0, 0, 0, 0, 0};
24
25     int choice;
26
27     printf("-----n");
28     printf(" REGISTER TRANSFER AND ALU SIMULATOR\n");
29     printf("-----n");
30 }
```

Output

REGISTER TRANSFER AND ALU SIMULATOR  
=====

Enter value for R1: Enter value for R2:  
-----

Register Status  
-----

R0 = 0  
R1 = 20  
R2 = 10  
R3 = 0  
R4 = 0

-----

Input

20 10